تفاصيل الدورة
Session 1: Introductory SessionSession 2: Xilinx 7 Series FPGA CLB Architecture
Session 3: Digital Logic Design Basics
Session 4: Introduction to RTL design techniques through Verilog
Session 5: Familiarization with verification and simulation tool - ModelSim
Session 6: RT-level cornbinationaI circuit Part-1
Session 7: RT-level cornbinationaI circuit Part-2
Session 8: Regular Sequential Circuit
Session 9; Xilinx ISE Design Suite Hands-on Part-1
Session 10: Xilinx ISE Design Suite Hands-on Part-2
Session 11: Testing and Verification Methodology-Automated Testbenches
Session 12: Introduction to System Verilog for efficient testbench
Session 13: Xilinx Ise Core Generator Tool Hands-On Part-1
Session 14: Xilinx Ise Core Generator Tool Hands-On Part-2
Session 15: Primitive Level programming techniques for efficient designs
Session 16: Hardware Implementation On FPGA kit تحديث بتاريخ 23 January, 2018
المتطلبات
This course is designed for those students who are doing graduation or working in industry as a professional.
Least Criteria:
--------------------
Intermediate
OR equivalent to intermediate
OR already have knowledge of the course
الموقع
Electrical Engineering أسئلة ذات صلة
استفسر عن هذه الدورة
يمكنك إضافة المزيد من الدورات التدريبية هنا.
سيتم حفظ القائمة.